

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/929,047	08/15/2001	Makoto Suwada	1341.1104	9906
21171	7590 06/16/2005		EXAMINER	
STAAS & HALSEY LLP SUITE 700			STEVENS, THOMAS H	
1201 NEW YORK AVENUE, N.W.		ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20005			2123	
			DATE MAILED, OCH COOS	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/929,047	SUWADA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thomas H. Stevens	2123				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period of the period for reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tin within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
 1) Responsive to communication(s) filed on 13 M 2a) This action is FINAL. 2b) This 3) Since this application is in condition for alloware closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro					
Disposition of Claims						
4) Claim(s) 1-9 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 1-9 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o						
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicated and accomplicated and accomplicated and accomplicated to the separate drawing sheet(s) including the correct accordance of the specific accordance of the	epted or b) objected to by the l drawing(s) be held in abeyance. Sec ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:					

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Application/Control Number: 09/929,047 Page 2

Art Unit: 2123

DETAILED ACTION

1. Claims 1-20 were examined.

Section I: Response to Applicants' Arguments

35 USC § 112

2. Applicants are thanked for addressing this issue. Rejection is withdrawn.

35 USC § 103(a)

3. Applicants are thanked for addressing this issue. Examiner has discovered art related to applicants' concern related to threshold issues. To add, Sspice is well know within the engineering community to model circuits with frequencies from DC~100 MHz. (e.g., pg. 511, frequency response results figures 3 and 4).

Section II: Non-Final Rejection (Second Office Action)

Claim Rejections - 35 USC § 103

- 4. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 1-9 are rejection under 35 U.S.C. 103(a) as being obvious by Srivastava et al., (Symbolic Approximation of Analog Circuits Using Sspice', IEEE (1990)) in view of Nabors et al. (U.S. 6,088,523 (2000)) and in further view of Progler et al. (U.S. Patent 3,638,183 (1972)) Srivastava et al. teaches a Spice circuit analyzer and approximate, with a user-selected threshold, for AC analysis of for active devices; but doesn't cover passive circuits or threshold value circuits. Nabors et al., teaches a method and apparatus for making electrical (passive) circuits (abstract) and while Progler teaches a threshold value circuit for data.

At the time of invention, it would have obvious to one of ordinary skill in the art to modify Srivastava et al. by way of Nabors et al. and Progler to model RC, RLC, LC to simulate circuit timing information (Nabors: column 1, lines 45-49) to anticipate fluctuations in the signal level (Progler: column 2, lines 10-12).

Claim 1. A high-frequency (Progler: column 1, lines 40-44)-corresponding simulation (Nabors: column 2, lines 21-25., lines 33-41; and Srivastava: pg. 509, Sspice Element Definitions) apparatus comprising: at least one of the elements setting unit which sets plurality of elements corresponding to wiring patterns (Nabors: column 1, lines 52-65; column 2, lines 33-41) in accordance with circuit design information; a resistance-value calculation unit which calculates the total of resistance values each of which is the sum of the DC resistance (low frequencies: Nabors: columns 1-2, lines 65-67 and 1-5) value and of the elements as the total skin resistance (Nabors: column 16, lines 3-15)

Art Unit: 2123

value of each resistance value; a first determination unit which determines whether the total resistance (Nabors: column 3, lines 60-67) value is less than a first threshold value (Progler: column 3, lines 45-48); a sorting unit which sods resistance values corresponding to the elements when the total resistance value (Nabors: column 3, lines 60-67 to column 4, lines 1-15) equal to or larger than the first threshold value (Progler: column 3, lines 45-48)in accordance with determination result said first determination unit (Nabor: column 5, lines 22-40); a second determination unit which integrates the resistance values standing with a resistance value having the smallest high-frequency (Progler: column 1, lines 40-44) element delay (Nabors: column 7, lines 6-8) and determines whether the integration result reaches before a second threshold (Progler: column 3, lines 45-48) value whenever is executed', and an analysis unit which executes an analysis by using at least one of the elements at least of said elements corresponding to an integrated resistance value as a RLC model and using other elements (examiner assumes this section of claim details new equivalent circuit: Nabors: column 8, lines 19-25) other than the element as high-frequency element models when determination unit determines said second that the integration result reaches the value immediately before the second threshold value (Progler: column 3, lines 45-48).

Claim 2. The high-frequency (Progler: column 1, lines 40-44)-corresponding simulation apparatus according to claim 1, (Nabors: column 2, lines21-25; lines 33-41; and Srivastava; pg. 509, Sspice Element Definitions) wherein said analysis unit executes an

Application/Control Number: 09/929,047

Art Unit: 2123

analysis by using all elements as RLC (examiner assumes this section of claim details new equivalent circuit: Nabors: column 8, lines 19-25) models when the total resistance value less than first threshold (Srivastava: pg. 510, lines 22-26) value.

Claim 3. The high-frequency (Progler: column 1, lines 40-44)-corresponding simulation apparatus according to claim 1, (Nabors: column 2, lines21-25; lines 33-41; and Srivastava; pg. 509, Sspice Element Definitions) wherein said analysis unit superimposes a skin resistance (Nabors: column 16, lines 3-15) value on a DC resistance value a RLC model.

Claim 4. The high-frequency (Progler: column 1, lines 40-44)-corresponding simulation apparatus according to claim 1, (Nabors: column 2, lines21-25; lines 33-41; and Srivastava: pg. 509, Sspice Element Definitions) further comprising a setting change unit, which changes the value of the second threshold (Progler: column 3, lines 45-48) value.

Claim 5. The high-frequency (Progler: column 1, lines 40-44)-corresponding simulation apparatus according to claim 4, (Nabors: column 2, lines21-25; lines 33-41; and Srivastava, pg. 509, Sspice Element Definitions; Srivastava: pg. 510, lines 22-26) wherein said setting change unit also changes the value of a skin resistance (Nabors: column 16, lines 3-15) value to be superimposed on the DC resistance value.

Art Unit: 2123

Claim 6. The high-frequency (Progler: column 1, lines 40-44)-corresponding simulation apparatus according to claim 1, (Nabors: column 2, lines21-25; lines 33-41; and Srivastava; pg. 509, Sspice Element Definitions; Srivastava; pg. 510, lines 22-26) wherein said circuit is constituted of a plurality substrates (Nabors: column 8, lines 55-62).

Claim 7. A high-frequency (Progler: column 1, lines 40-44)-corresponding simulation method (Nabors: column 2, lines 21-25; lines 33-41; and Srivastava; pg. 509, Sspice Element Definitions; Srivastava: pg. 510, lines 22-26) comprising the steps of: setting plurality elements corresponding to in accordance with circuit design wiring patterns information (Nabors: column 1, lines 52-65; column 2, lines 33-41), calculating the total resistance values each of which is the sum of the DC resistance (low frequencies: Nabors: columns 1-2, lines 65-67 and 1-5) value and skin resistance value of each of the elements as the total resistance value (Nabors: column 3, lines 60-67)., determining whether the total resistance value is less than a first threshold value (Progler: column 3, lines 45-48) the elements by using a high-frequency (Progler: column 1, lines 40-44) element delay as a key when it is determined that the total resistance (Nabors: column 3, lines 60-67) value equal to or larger than the first threshold value (Progler: column 3, lines 45-48); integrating the resistance values starting with resistance value having the smallest high-frequency (Progler: column 1, lines 40-44) element delay; determining whether the result of integration reaches a value immediately before a second threshold value (Progler: column 3, lines 45-48) (Srivastava: pg. 510, lines 22-26)

Application/Control Number: 09/929,047

Art Unit: 2123

whenever the integration is executed; and executing an analysis by corresponding using at least one of the elements to an integrated resistance value as a RLC model and using (examiner assumes this section of claim details new equivalent circuit; Nabors: column 8, lines 19-25) element models when other than the at least one of said elements as high-frequency (Progler: column 1, lines 40-44) is determined that the integration result reaches the value immediately before second threshold value (Progler: column 3, lines 45-48).

Claim 8. A computer-readable recording medium which stores computer program which when executed on a computer realizes (Nabors: columns 17 and 18, lines 66-67 and 1-26, respectively', Srivastava: abstract) the steps of: setting plurality of elements corresponding to wiring patterns accordance with circuit design information; calculating the total of resistance values each of which is the sum of the DC resistance (low frequencies: Nabors: columns 1-2, lines 65-67 and 1-5) value and skin resistance (Nabors: column 16, lines 3-15) value of each of the elements as the total resistance value (Nabors: column 3, lines 60-67), determining whether the total resistance (Nabors: column 3, lines 60-67) value is less than a first threshold value (Srivastava: pg. 510, lines 22-26); sorting resistance values corresponding to the elements by using a high-frequency (Progler: column 1, lines 40-44) element delay (Nabors: column 4, lines 55-61) as a key when it is determined that the resistance value is equal to or larger than the first threshold value (Progler: column 3, lines 45-48); integrating the resistance values starting with a resistance value having the smallest high-frequency

Application/Control Number: 09/929,047

Art Unit: 2123

(Progler: column 1, lines 40-44) element delay (Nabors: column 8, lines 50-62); determining whether the result of integration reaches a value immediately before a second threshold (Srivastava: pg. 510, lines 22-26) value whenever the integration is executed; and executing an analysis by using at least one of the elements corresponding to an integrated resistance value as a RLC and using other (examiner assumes this section of claim details new equivalent circuit: Nabors: column 8, lines 19-25) model and elements other than the at least one of said elements as high-frequency (Progler: column 1, lines 40-44) element models when it is determined that the integration result reaches the value threshold value (Srivastava: pg. 510, lines 22-26).

Claim 9. A computer program which when executed on a computer (Nabors: columns 17 and 18, lines 66-67 and 1-26, respectively) realizes the steps of: setting a plurality of elements corresponding to wiring patterns (Nabors: column 1, lines 52-65',column 2, lines 33-41) in accordance with circuit design information; calculating the total of resistance values each of which is the sum of the DC resistance (low frequencies: Nabors: columns 1-2, lines 65-67 and 1-5) value and skin resistance (Nabors: column 16, lines 3-15) value of each of the elements as the total resistance value (Nabors: column 3, lines 60-67); determining whether the total resistance (Nabors: column 3, lines 60-67) value is less than a first threshold value; sorting resistance values corresponding to the elements by using a high-frequency element delay as a key when it determined that the total resistance value is equal to or larger than the first threshold (Srivastava: pg. 510, lines 22-26) value; integrating the resistance values standing with

Art Unit: 2123

a resistance value (Nabors: column 3, lines 60-67) having the smallest high-frequency element delay', determining whether the result of integration reaches a value immediately before a second threshold (Srivastava: pg. 510, lines 22-26) value whenever the integration is executed', and executing an analysis by using at least one of the elements corresponding to an integrated resistance value as a RLC (examiner assumes this section of claim details new equivalent circuit: Nabors: column 8, lines 19-25) model and elements other than the element as high-frequency element models when determined that the result reaches the value immediately before integration second threshold value (Progler: column 3, lines 45-48).

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mr. Tom Stevens whose telephone number is 571-272-3715, Monday-Friday (8:00 am- 4:30 pm) or contact Supervisor Mr. Leo Picard at (571) 272-3749. Fax number is 571-273-3715.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100.

June 4, 2005

Color from Scans Fring Grams TC 2100 pu 2123

THS